SURVIVOR PATH MEMORY CIRCUIT AND VITERBI DECODER WITH THE SAME

A survivor path memory circuit and a Viterbi decoder with the circuit for saving the memory amounts. The Viterbi decoder includes a branch metric generator, an ACS (Add-Compare-Select) unit, a survivor path memory circuit and a decoding unit. The survivor path memory circuit includes survivor paths and decision bit paths. Each survivor path has multiplexers connected in series and each multiplexer outputs the selected data to next multiplexer and to another multiplexers of another survivor paths. Each decision bit path has register node connected in series, receives a decision bit signal generated from the ACS unit, and outputs delayed signal to the multiplexers of the corresponding survivor path. The data flow direction for the survivor paths is opposite to the data flow direction for the decision bit paths. Because the registers in the survivor paths are replaced by the registers in the decision bit paths, the survivor path memory circuit uses less memory, if the number of the decision bit paths is smaller than the number of the survivor paths.