HDL PREPROCESSOR

Patent №

US 7,206,730

Granted

2007-04-17

Filed 2001

Owner

MENTOR GRAPHICS CORPORATION

Lab

—

AI components

hardware

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

09913243

View graph

The present invention describes a VHDL preprocessor. Configurable and flexible VHDL sources comprise statements that are replaceable by specific values dependent on design requirements.

AI hardwareG06F 8/423G06F 30/30

Google Patents

AI classification

AI hardware0.94

Natural language0.01

Machine learning0.00

Knowledge representation0.00

Evolutionary computation0.00

Speech0.00

Vision0.00

Planning0.00

Ownership

MENTOR GRAPHICS CORPORATION

assignment · 140260222

Assignors

POCHAYEVETS, OLEANDR, SIEGL, JOHANN, EICHELE, HERBERT

On an employer assignment, the assignors are typically the inventors.

From the same owner

UNIVERSAL COMPACTOR ARCHITECTURE FOR TESTING CIRCUITSUS 11,815,555 · 2023 Automatic Identification Of Hierarchical Cells Based On Selected Properties For Layout VerificationUS 11,727,186 · 2023 PUZZLE-BASED PATTERN ANALYSIS AND CLASSIFICATIONUS 11,704,468 · 2023 DIE YIELD ASSESSMENT BASED ON PATTERN-FAILURE RATE SIMULATIONUS 11,699,017 · 2023 Input Data Compression For Machine Learning-Based Chain DiagnosisUS 11,681,843 · 2023 Trajectory-Optimized Test Pattern Generation for Built-In Self-TestUS 11,585,853 · 2023 DISTRIBUTED APPLICATION PROCESSING WITH SYNCHRONIZATION PROTOCOLUS 11,550,981 · 2023 Activity Coverage Assessment of Circuit Designs Under Test StimuliUS 11,455,447 · 2022

Cites (12)

MIXED LANGUAGE SIMULATORUS 7,035,781 · 2006 METHOD AND APPARATUS FOR MANAGING THE CONFIGURATION AND FUNCTIONALITY OF A SEMICONDUCTOR DESIGNUS 6,862,563 · 2005 AUTOMATIC DESIGN OF PROCESSOR DATAPATHSUS 6,853,970 · 2005 DYNAMIC EVALUATION LOGIC SYSTEM AND METHODUS 6,651,225 · 2003 PROGRAMMATIC SYNTHESIS OF A MACHINE DESCRIPTION FOR RETARGETING A COMPILERUS 6,629,312 · 2003 METHOD FOR TRANSLATING CONDITIONAL EXPRESSIONS FROM A NON-VERILOG HARDWARE DESCRIPTION LANGUAGE TO VERILOG HARDWARE DESCRIPTION LANGUAGE WHILE PRESERVING STRUCTURE SUITABLE FOR LOGIC SYNTHESISUS 6,625,798 · 2003 SYSTEMS AND METHODS FOR GENERATING HARDWARE DESCRIPTION CODEUS 6,539,520 · 2003 METHOD AND SYSTEM FOR AUTOMATICALLY MODELLING REGISTERS FOR INTEGRATED CIRCUIT DESIGNUS 5,995,736 · 1999 COMPUTER SYSTEM AND METHOD FOR BUILDING A HARDWARE DESCRIPTION LANGUAGE REPRESENTATION OF CONTROL LOGIC FOR A COMPLEX DIGITAL SYSTEMUS 5,987,239 · 1999 APPARATUS AND METHOD FOR SYNTHESIZING INTEGRATED CIRCUITS USING PARAMETERIZED HDL MODULESUS 5,841,663 · 1998 AUTOMATIC DESIGN VERIFICATIONUS 5,465,216 · 1995 Patent US 7,020,854US 7,020,854

Cited by (4)

CIRCUIT DESIGN INFORMATION GENERATING EQUIPMENT, FUNCTION EXECUTION SYSTEM, AND MEMORY MEDIUM STORING PROGRAMUS 8,359,564 · 2013 SYSTEM AND METHOD FOR AUTOMATICALLY GENERATING FLOW DIAGRAMSUS 7,853,931 · 2010 SYSTEM AND METHOD FOR REVISING FLOW DIAGRAMS DISPLAYING A PROCESSUS 7,814,457 · 2010 SYSTEM AND METHOD FOR SIMULTANEOUS DISPLAY OF PROCESSES AND ASSOCIATED FILESUS 7,610,576 · 2009

Related research

CorrectHDL: Agentic HDL Design with LLMs Leveraging High-Level Synthesis as ReferencearXiv HDLGen-ChatGPT Case Study: RISC-V Processor VHDL and Verilog Model - Testbench and EDA Project GenerationSemantic Scholar HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip DesignarXiv CodeV: Empowering LLMs with HDL Generation through Multi-Level SummarizationarXiv Design and Implementation of High Speed and Area Optimized Vedic Processor for Embedded SystemsOpenAlex

Full text

Google Patents