Patents
PrevNext

SYSTEM AND METHOD FOR CONVERTING CONTROL FLOW GRAPH REPRESENTATIONS TO CONTROL-DATAFLOW GRAPH REPRESENTATIONS

Patent №

US 7,299,458

Granted

2007-11-20

Filed 2002

Owner

SRC COMPUTERS, INC.

Lab

—

AI components

1

hardware

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

10285399

An embodiment of the invention includes a method of forming a control-dataflow graph that includes separating a control flow graph into two or more basic blocks, and converting said two or more basic blocks into code blocks, where the code blocks are formed into the control-dataflow graph. Another embodiment of the invention includes a method of forming a control-dataflow graph that includes separating a control flow graph into two or more basic blocks, forming a lode node in at least one of said basic blocks, forming a store node in at least one of said code blocks, inserting a delay node in at least one of said code blocks, segregating external hardware logic modules from said control flow graph, and converting said two or more basic blocks into code blocks, wherein the code blocks are formed into the control-dataflow graph.

AI hardwareG06F 8/447G06F 30/30
Google Patents

AI classification

AI hardware0.95
Knowledge representation0.16
Evolutionary computation0.00
Planning0.00
Machine learning0.00
Speech0.00
Vision0.00
Natural language0.00

Ownership

SRC COMPUTERS, INC.

assignment · 137250187

Assignors

HAMMES, JEFFREY

On an employer assignment, the assignors are typically the inventors.

From the same owner

SYSTEM AND METHOD FOR RETAINING DRAM DATA WHEN REPROGRAMMING RECONFIGURABLE DEVICES WITH DRAM MEMORY CONTROLLERSUS 9,153,311 · 2015SYSTEM AND METHOD FOR COMPUTATIONAL UNIFICATION OF HETEROGENEOUS IMPLICIT AND EXPLICIT PROCESSING ELEMENTSUS 8,713,518 · 2014ELIMINATION OF STREAM CONSUMER LOOP OVERSHOOT EFFECTSUS 8,589,666 · 2013PROCESS FOR CONVERTING PROGRAMS IN HIGH-LEVEL PROGRAMMING LANGUAGES TO A UNIFIED EXECUTABLE FOR HYBRID COMPUTING PLATFORMSUS 7,703,085 · 2010MULTI-ADAPTIVE PROCESSING SYSTEMS AND TECHNIQUES FOR ENHANCING PARALLELISM AND PERFORMANCE OF COMPUTATIONAL FUNCTIONSUS 7,620,800 · 2009SWITCH/NETWORK ADAPTER PORT INCORPORATING SHARED MEMORY RESOURCES SELECTIVELY ACCESSIBLE BY A DIRECT EXECUTION LOGIC ELEMENT AND ONE OR MORE DENSE LOGIC DEVICESUS 7,424,552 · 2008SWITCH/NETWORK ADAPTER PORT FOR CLUSTERED COMPUTERS EMPLOYING A CHAIN OF MULTI-ADAPTIVE PROCESSORS IN A DUAL IN-LINE MEMORY MODULE FORMATUS 7,421,524 · 2008RECONFIGURABLE PROCESSOR ELEMENT UTILIZING BOTH COARSE AND FINE GRAINED RECONFIGURABLE ELEMENTSUS 7,406,573 · 2008
© 2026 NYSGPT2525 LLC