Patent №
US 7,302,672
Granted
2007-11-27
Filed 2005
Owner
CADENCE DESIGN SYSTEMS, INC.
Lab
—
AI components
1
hardware
Assignment
Recorded
Dataset
AIPD
2023_r1 edition
Application
11143361
A method for generating lithography masks includes generating integrated circuit design data and using context information from the integrated circuit design data to write a mask.
AI classification
AI hardware0.86
Planning0.31
Natural language0.09
Vision0.02
Machine learning0.02
Knowledge representation0.01
Evolutionary computation0.01
Speech0.00
Ownership
CADENCE DESIGN SYSTEMS, INC.
assignment · 166600388
Assignors
PACK, ROBERT C., SCHEFFER, LOUIS
On an employer assignment, the assignors are typically the inventors.
From the same owner
METHOD, PRODUCT, AND SYSTEM FOR A SEQUENCE GENERATION ECOSYSTEM USING MACHINE LEARNINGUS 12,242,784 · 2025System, Method, and Computer Program Product for Optimization-Based Printed Circuit Board DesignUS 12,223,248 · 2025System and Method for Creating a High-Level Parameter Relational Data Model for Memory Configurability SolutionsUS 12,182,020 · 2024METHOD, SYSTEM, AND COMPUTER PROGRAM PRODUCT FOR CHARACTERIZING AN ELECTRONIC CIRCUIT USING MODEL ORDER REDUCTION-BASED ENVELOPE FOURIER TECHNIQUESUS 12,141,233 · 2024METHOD, PRODUCT, AND SYSTEM FOR UNIVERSAL VERIFICATION METHODOLOGY (UVM) SEQUENCE SELECTION USING MACHINE LEARNINGUS 12,141,512 · 2024SYSTEM, METHOD, AND COMPUTER PROGRAM PRODUCT FOR ANALOG AND MIX-SIGNAL CIRCUIT PLACEMENTUS 12,045,730 · 2024METHOD, PRODUCT, AND SYSTEM FOR PROTOCOL STATE GRAPH NEURAL NETWORK EXPLORATIONUS 12,038,477 · 2024SYSTEM AND METHOD FOR INTELLIGENT INTENT RECOGNITION BASED ELECTRONIC DESIGNUS 11,941,334 · 2024