METHOD OF PROGRAMMING A CO-VERIFICATION SYSTEM

Patent №

US 7,366,652

Granted

2008-04-29

Filed 2005

Owner

FORTELINK, INC.

Lab

AI components

1

hardware

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

11230999

A co-verification system includes a computer programmed to act as a simulator for simulating behavior of a first portion of an electronic device under test (DUT) by acquiring, processing and generating data representing DUT signals. The co-verification system also includes emulation resources programmed to emulate a second portion of the DUT by receiving, processing and generating emulation signals representing DUT signals. The signals of the DUT are mapped to separate addresses within a memory space, and the simulator controls and reads states of emulation signals by writing data to and reading data from addresses of the memory space states mapped to the DUT signals the emulation signals represent. The computer and the emulation resources are also programmed to implement transactors communicating with one another through a packet routing network. The transactors set states of the emulation signals when the simulator writes to memory space addresses and for reading states of the emulation signals. The transactors monitor states of emulation signals and return data indicating those states to the simulator when the simulator reads memory space addresses mapped to DUT signals represented by the emulation signals.

AI classification

AI hardware0.99
Knowledge representation0.29
Planning0.03
Natural language0.00
Machine learning0.00
Vision0.00
Evolutionary computation0.00
Speech0.00

Ownership

FORTELINK, INC.

assignment · 166220686

Assignors

WANG, MING YANG, CHEN, DUAN-PING, SHEI, SWEY YAN, CHIU, HUNG CHUN, NGUI, NEU CHOO

On an employer assignment, the assignors are typically the inventors.

© 2026 NYSGPT2525 LLC