Patent US 7,409,306

Patent №

US 7,409,306

Granted

—

Owner

—

Lab

—

AI components

ml · planning · evo

Assignment

None on record

Dataset

AIPD

2023_r1 edition

Application

11715172

View graph

A system and method for determining the early life reliability of an electronic component, including classifying the electronic component based on an initial determination of a number of fatal defects, and estimating a probability of latent defects present in the electronic component based on that classification with the aim of optimizing test costs and product quality.

Machine learning Planning Evolutionary computationH01L 22/20H10P 74/23G01R 31/287

Google Patents

AI classification

Evolutionary computation0.99

Machine learning0.75

Planning0.66

Natural language0.01

AI hardware0.01

Knowledge representation0.00

Vision0.00

Speech0.00

Cites (15)

SYSTEM AND METHOD FOR ESTIMATING RELIABILITY OF COMPONENTS FOR TESTING AND QUALITY OPTIMIZATIONUS 7,194,366 · 2007 METHOD OF STATISTICAL BINNING FOR RELIABILITY SELECTIONUS 6,789,032 · 2004 METHOD FOR MEASURING NUMBER OF YIELD LOSS CHIPS AND NUMBER OF POOR CHIPS BY TYPE DUE TO DEFECT OF SEMICONDUCTOR CHIPSUS 6,714,885 · 2004 FEATURE-BASED DEFECT DETECTIONUS 6,539,106 · 2003 DATA PROCESSING METHOD AND APPARATUS TO DETERMINE KILLER RATIO BASED ON A VARIETY OF DEFECT TYPES.US 6,496,788 · 2002 YIELD PREDICTION AND STATISTICAL PROCESS CONTROL USING PREDICTED DEFECT RELATED YIELD LOSSUS 6,496,958 · 2002 METHOD AND APPARATUS FOR PROCESSING INSPECTION DATAUS 6,456,951 · 2002 METHOD OF A COMPREHENSIVE SEQUENTIAL ANALYSIS OF THE YIELD LOSSES OF SEMICONDUCTOR WAFERSUS 6,393,602 · 2002 DESIGN SUPPORT METHOD FOR A STRUCTURE AND THE LIKEUS 6,132,108 · 2000 INTEGRATED CIRCUIT DEFECT REVIEW AND CLASSIFICATION PROCESSUS 6,072,574 · 2000 INTELLIGENT ADC RECLASSIFICATION OF PREVIOUSLY CLASSIFIED PROPAGATOR DEFECTSUS 5,946,213 · 1999 SYSTEMS, METHODS AND COMPUTER PROGRAM PRODUCTS FOR PREDICTION OF DEFECT-RELATED FAILURES IN INTEGRATED CIRCUITSUS 5,822,218 · 1998 METHOD FOR MANUFACTURING TEST SIMULATION IN ELECTRONIC CIRCUIT DESIGNUS 5,539,652 · 1996 Patent US 4,335,459US 4,335,459 Patent US 5,991,699US 5,991,699

Related research

Life assessment method of electronic components based on reliability factor sharing modelSemantic Scholar Application of Machine Learning for Quality Risk Factor Analysis of Electronic AssembliesSemantic Scholar System for PCB Defect Detection Using Visual Computing and Deep Learning for Production OptimizationSemantic Scholar A methodology for defect detection in analog circuits based on causal feature selectionSemantic Scholar A life prediction method for electronic components based on dual-channel multimodal convolutional networksSemantic Scholar

Full text

Google Patents