A COMPACT PROCESSOR ELEMENT FOR A SCALABLE DIGITAL LOGIC VERIFICATION AND EMULATION SYSTEM

Patent №

US 7,509,602

Granted

2009-03-24

Filed 2006

Owner

—

Lab

—

AI components

ml · hardware

Assignment

None on record

Dataset

AIPD

2023_r1 edition

Application

11307130

A logic simulation acceleration processor optimized for multi-value logic level simulation of electronic systems described in hardware description languages.

Machine learning AI hardwareG06F 30/33

Google Patents

AI classification

AI hardware1.00

Machine learning1.00

Vision0.16

Evolutionary computation0.12

Speech0.03

Natural language0.01

Knowledge representation0.00

Planning0.00

Cites (2)

METHOD AND APPARATUS FOR CONVERTING FIELD-PROGRAMMABLE GATE ARRAY IMPLEMENTATIONS INTO MAS-PROGRAMMABLE LOGIC CELL IMPLEMENTATIONSUS 5,526,278 · 1996 Patent US 4,306,286US 4,306,286

Cited by (2)

SINGLE PRECISION VECTOR DOT PRODUCT WITH "WORD" VECTOR WRITE MASKUS 8,332,452 · 2012 Patent US 10,853,544US 10,853,544

Related research

LLM-Based Processor Verification: A Case Study for Neuronnorphic ProcessorSemantic Scholar ISAAC: Intelligent, Scalable, Agile, and Accelerated CPU Verification via LLM-aided FPGA ParallelismarXiv Design of High-performance SoC Simulation Model Based on VerilatorSemantic Scholar A Field Programmable Gate Array‐Assisted Optoelectronic Emulator for Photonic Neuromorphic ComputingOpenAlex Applying Fuzzy Logic to the Design, Verification and Analysis of Binary Hardware CircuitsarXiv

Full text

Google Patents