Opcode-Specified Predicatable Warp Post-Synchronization

Patent №

US 8,850,436

Granted

2014-09-30

Filed 2010

Owner

NVIDIA CORPORATION

AI components

1

hardware

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

12892887

One embodiment of the present invention sets forth a technique for performing a method for synchronizing divergent executing threads. The method includes receiving a plurality of instructions that includes at least one set-synchronization instruction and at least one instruction that includes a synchronization command, and determining an active mask that indicates which threads in a plurality of threads are active and which threads in the plurality of threads are disabled. For each instruction included in the plurality of instructions, the instruction is transmitted to each of the active threads included in the plurality of threads. If the instruction is a set-synchronization instruction, then a synchronization token, the active mask and the synchronization point is each pushed onto a stack. Or, if the instruction is a predicated instruction that includes a synchronization command, then each active thread that executes the predicated instruction is monitored to determine when the active mask has been updated to indicate that each active thread, after executing the predicated instruction, has been disabled.

AI hardwareG06F 9/46G06F 9/30072G06F 9/30087G06F 9/30185G06F 9/3851G06F 9/3887G06F 9/3888G06F 9/38885

AI classification

AI hardware0.66
Natural language0.25
Planning0.00
Evolutionary computation0.00
Vision0.00
Knowledge representation0.00
Machine learning0.00
Speech0.00

Ownership

NVIDIA CORPORATION

assignment · 256220001

Assignors

FAHS, BRIAN, SIU, MING Y., GLANVILLE, ROBERT STEVEN

On an employer assignment, the assignors are typically the inventors.

© 2026 NYSGPT2525 LLC