TOOL-LEVEL AND HARDWARE-LEVEL CODE OPTIMIZATION AND RESPECTIVE HARDWARE MODIFICATION
Patent №
US 9,703,538
Granted
2017-07-11
Filed 2014
Owner
HYPERION CORE, INC.
Lab
—
AI components
1
hardware
Assignment
Recorded
Dataset
AIPD
2023_r1 edition
Application
14124636
The present invention relates to a method for compiling high-level software code into hardware, transforming each instruction into a respective hardware block and using an execution control signal representing the program pointer for triggering the execution within each respective hardware block.
AI classification
AI hardware1.00
Speech0.10
Machine learning0.01
Knowledge representation0.00
Natural language0.00
Vision0.00
Evolutionary computation0.00
Planning0.00
Ownership
HYPERION CORE, INC.
assignment · 343070658
Assignors
VORBACH, MARTIN
On an employer assignment, the assignors are typically the inventors.
From the same owner
HIGH PERFORMANCE PROCESSORUS 11,797,474 · 2023PROVIDING CODE SECTIONS FOR MATRIX OF ARITHMETIC LOGIC UNITS IN A PROCESSORUS 11,687,346 · 2023ADVANCED PROCESSOR ARCHITECTUREUS 11,061,682 · 2021ISSUING INSTRUCTIONS TO MULTIPLE EXECUTION UNITSUS 9,898,297 · 2018OPTIMIZATION OF LOOPS AND DATA FLOW SECTIONS IN MULTI-CORE PROCESSOR ENVIRONMENTUS 9,672,188 · 2017Providing Code Sections for Matrix of Arithmetic Logic Units in a ProcessorUS 9,348,587 · 2016Instruction issue to array of arithmetic cells coupled to load/store cells with associated registers as extended register fileUS 9,152,427 · 2015OPTIMIZATION OF LOOPS AND DATA FLOW SECTIONS IN MULTI-CORE PROCESSOR ENVIRONMENTUS 9,043,769 · 2015