METHOD TO BACK ANNOTATE PROGRAMMABLE LOGIC DEVICE DESIGN FILES BASED ON TIMING INFORMATION OF A TARGET TECHNOLOGY

One embodiment of the invention allows a designer to quickly and efficiently obtain a simulation model for a new integrated circuit implementation of a circuit design from the PLD simulation model for that circuit design. The designer begins with the simulation model of the PLD and back annotates the simulation model with timing characteristics from a target technology. The back annotation substitutes timing values in the PLD simulation model with timing values from the target technology to generate the new integrated circuit simulation model.