STATICALLY SPECULATIVE COMPILATION AND EXECUTION

Patent №

US 7,493,607

Granted

2009-02-17

Filed 2002

Owner

BLUERISE INC.

+2 more

Lab

—

AI components

hardware

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

10191646

View graph

A system, for use with a compiler architecture framework, includes performing a statically speculative compilation process to extract and use speculative static information, encoding the speculative static information in an instruction set architecture of a processor, and executing a compiled computer program using the speculative static information, wherein executing supports static speculation driven mechanisms and controls.

AI hardwareG06F 8/44G06F 1/32G06F 8/4432Y02D 10/00

Google Patents

AI classification

AI hardware1.00

Vision0.04

Planning0.00

Speech0.00

Natural language0.00

Evolutionary computation0.00

Machine learning0.00

Knowledge representation0.00

Ownership

BLUERISE INC.

assignment · 165440641

BLUERISC INC.

assignment · 191630514

CSABA ANDRAS MORITZ, PHD

assignment · 340060749

Assignors

MORITZ, CSABA ANDRAS, MORITZ, CSABA ANDRAS

On an employer assignment, the assignors are typically the inventors.

Cites (53)

AUTONOMIC METHOD AND APPARATUS FOR COUNTING BRANCH INSTRUCTIONS TO GENERATE BRANCH STATISTICS MEANT TO IMPROVE BRANCH PREDICTIONSUS 7,293,164 · 2007 REDUCING PROCESSOR ENERGY CONSUMPTION USING COMPILE-TIME INFORMATIONUS 7,278,136 · 2007 MACHINE CODE BUILDER DERIVED POWER CONSUMPTION REDUCTIONUS 7,185,215 · 2007 DYNAMIC COMPILER AND METHOD OF COMPILING CODE TO GENERATE DOMINANT PATH AND TO HANDLE EXCEPTIONSUS 7,080,366 · 2006 STATICALLY SPECULATIVE MEMORY ACCESSINGUS 6,970,985 · 2005 CONTROLLING A PROCESSOR RESOURCE BASED ON A COMPILE-TIME PREDICTION OF NUMBER OF INSTRUCTIONS-PER-CYCLE THAT WILL BE EXECUTED ACROSS PLURAL CYCLES BY THE PROCESSORUS 6,934,865 · 2005 SYSTEM AND METHOD FOR THE DISCOVERY AND USE OF REPETITIVELY ACCESSED DATAUS 6,813,693 · 2004 METHOD AND APPARATUS FOR COMPILER ASSISTED POWER MANAGEMENTUS 6,795,781 · 2004 PIPELINED PROCESSOR EXECUTING LOGICAL OR MATHEMATICAL OPERATION SPECIFYING COMPARE FOLDED BRANCH INSTRUCTIONUS 6,772,323 · 2004 LOW-POWER PROCESSOR HINT, SUCH AS FROM A PAUSE INSTRUCTIONUS 6,687,838 · 2004 CACHE WAY PREDICTION BASED ON INSTRUCTION BASE REGISTERUS 6,643,739 · 2003 DYNAMICALLY ACTIVATING AND DEACTIVATING SELECTED CIRCUIT BLOCKS OF A DATA PROCESSING INTERGRATED CIRCUIT DURING EXECUTION OF INSTRUCTIONS ACCORDING TO POWER CODE BITS APPENDED TO SELECTED INSTRUCTIONSUS 6,625,740 · 2003 METHOD FOR PROCESSING BRANCH OPERATIONSUS 6,611,910 · 2003 METHOD AND APPARATUS FOR COMPILING SOURCE CODE BY FLATTENING HIERARCHIESUS 6,539,543 · 2003 SERVER, CLIENT, CLIENT SERVER SYSTEM, METHOD FOR CONTROLLING THEM AND STORAGE MEDIUM THEREFORUS 6,529,943 · 2003 DYNAMIC CLASSIFICATION OF CONDITIONAL BRANCHES IN GLOBAL HISTORY BRANCH PREDICTIONUS 6,502,188 · 2002 MEMORY ACCESS REQUEST REORDERING TO REDUCE MEMORY ACCESS LATENCYUS 6,487,640 · 2002 COMPUTER METHOD AND APPARATUS FOR COMPILATION OF MULTI-WAY DECISIONSUS 6,412,105 · 2002 SYSTEM AND METHOD FOR DEFERRING EXCEPTIONS GENERATED DURING SPECULATIVE EXECUTIONUS 6,301,705 · 2001 COST-SENSITIVE SSA-BASED STRENGTH REDUCTION ALGORITHM FOR A MACHINE WITH PREDICATION SUPPORT AND SEGMENTED ADDRESSESUS 6,286,135 · 2001 METHOD AND APPARATUS FOR FINDING LOOP_LEVER PARALLELISM IN A POINTER BASED APPLICATIONUS 6,272,676 · 2001 SELECTIVE POWER-DOWN FOR HIGH PERFORMANCE CPU/SYSTEMUS 6,256,743 · 2001 POWER REDUCTION FOR PROCESSORS BY SOFTWARE CONTROL OF FUNCTIONAL UNITSUS 6,219,796 · 2001 SPECULATIVE CACHE LINE WRITE BACKS TO AVOID HOTSPOTSUS 6,119,205 · 2000 CONTROLLER-BASED POWER MANAGEMENT FOR LOW-POWER SEQUENTIAL CIRCUITSUS 6,105,139 · 2000

and 28 more

Cited by (53)

CONTROLLING PROCESSOR INSTRUCTION EXECUTIONUS 11,520,866 · 2022 SECURING MICROPROCESSORS AGAINST INFORMATION LEAKAGE AND PHYSICAL TAMPERINGUS 11,163,857 · 2021 DYNAMIC COMPILING FOR CONDITIONAL STATEMENTS DURING EXECUTIONUS 11,061,653 · 2021 SPECULATION THROTTLING FOR RELIABILITY MANAGEMENTUS 10,955,900 · 2021 DETECTION AND HEALING OF VULNERABILITIES IN COMPUTER CODE

Related research

An efficient hardware supported and parallelization architecture for intelligent systems to overcome speculative overheadsSemantic Scholar Janus: Compiler-Based Defense Against Transient Execution Attacks Using ARM Hardware PrimitivesarXiv AdaptiveSD A Stability-Aware, Runtime-Adaptive Speculative Decoding Framework with Multi-Policy Orchestration for CPU-Constrained LLM InferencearXiv Compiler-Assisted Speculative Sampling for Accelerated LLM Inference on Heterogeneous Edge DevicesarXiv Automated Superscalar Processor Design by Learning Data DependenciesOpenAlex

Full text

Google Patents