Patent №
US 7,707,528
Granted
2010-04-27
Filed 2007
Owner
CADENCE DESIGN SYSTEMS, INC.
Lab
—
AI components
2
ml · hardware
Assignment
Recorded
Dataset
AIPD
2023_r1 edition
Application
11678592
Methods and systems for integrating both models and rules into a verification flow to address both of these issues. Models are employed to perform simulations to provide more accurate verification results. In addition, the lithography simulation results can be used to fine-tune the rules themselves to provide a more realistic check upon circuit designs.
AI classification
Machine learning0.89
AI hardware0.88
Planning0.11
Evolutionary computation0.07
Knowledge representation0.01
Natural language0.01
Vision0.00
Speech0.00
Ownership
CADENCE DESIGN SYSTEMS, INC.
assignment · 193970857
Assignors
WHITE, DAVID, RUEHL, ROLAND, KOSHY, MATHEW
On an employer assignment, the assignors are typically the inventors.
From the same owner
METHOD, PRODUCT, AND SYSTEM FOR A SEQUENCE GENERATION ECOSYSTEM USING MACHINE LEARNINGUS 12,242,784 · 2025System, Method, and Computer Program Product for Optimization-Based Printed Circuit Board DesignUS 12,223,248 · 2025System and Method for Creating a High-Level Parameter Relational Data Model for Memory Configurability SolutionsUS 12,182,020 · 2024METHOD, SYSTEM, AND COMPUTER PROGRAM PRODUCT FOR CHARACTERIZING AN ELECTRONIC CIRCUIT USING MODEL ORDER REDUCTION-BASED ENVELOPE FOURIER TECHNIQUESUS 12,141,233 · 2024METHOD, PRODUCT, AND SYSTEM FOR UNIVERSAL VERIFICATION METHODOLOGY (UVM) SEQUENCE SELECTION USING MACHINE LEARNINGUS 12,141,512 · 2024SYSTEM, METHOD, AND COMPUTER PROGRAM PRODUCT FOR ANALOG AND MIX-SIGNAL CIRCUIT PLACEMENTUS 12,045,730 · 2024METHOD, PRODUCT, AND SYSTEM FOR PROTOCOL STATE GRAPH NEURAL NETWORK EXPLORATIONUS 12,038,477 · 2024SYSTEM AND METHOD FOR INTELLIGENT INTENT RECOGNITION BASED ELECTRONIC DESIGNUS 11,941,334 · 2024