EFFICIENT PROCESSING OF DATA REQUESTS WITH THE AID OF A REGION CACHE

Patent №

US 8,055,847

Granted

2011-11-08

Filed 2008

Owner

INTERNATIONAL BUSINESS MACHINES CORPORATION

AI components

1

hardware

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

12168209

A method and system for configuring a cache memory system in order to efficiently process processor requests. A group of cache elements, which include a Region Cache, a Region Coherence Array, and a lowest level cache, is configured based on a tradeoff of latency and power consumption requirements. A selected cache configuration differs from other feasible configurations in the order in which cache elements are accessed relative to each other. The Region Cache is employed in a number of configurations to reduce the power consumption, latency, and bandwidth requirements of the Region Coherence Array. The Region Cache is accessed by processor requests before (or in parallel with) the larger Region Coherence Array, providing the region coherence state and power efficiently to requests that hit in the Region Cache.

AI hardwareG06F 12/082G06F 12/0893G06F 2212/1016G06F 2212/1028G06F 2212/601Y02D 10/00

AI classification

AI hardware0.98
Machine learning0.00
Knowledge representation0.00
Natural language0.00
Vision0.00
Planning0.00
Evolutionary computation0.00
Speech0.00

Ownership

INTERNATIONAL BUSINESS MACHINES CORPORATION

assignment · 211970915

Assignors

CANTIN, JASON F.

On an employer assignment, the assignors are typically the inventors.

From the same owner

© 2026 NYSGPT2525 LLC