FLOW AND CONGESTION CONTROL IN SWITCH ARCHITECTURES FOR MULTI-HOP, MEMORY EFFICIENT FABRICS

A shared memory switch and switch fabric architecture are described which employ partitions of the shared memory to implement multiple, independent virtual congestion domains, thereby allowing congestion to be handled for different classes of traffic independently.