Patent №
US 5,067,091
Granted
1991-11-19
Filed 1989
Owner
KABUSHIKI KAISHA TOSHIBA, CORP. OF JAPAN
Lab
—
AI components
1
hardware
Assignment
Recorded
Dataset
AIPD
2023_r1 edition
Application
07298909
A circuit design conversion apparatus comprises hierarchical circuit data memory, hierarchical structure analyzer, hierarchical structure data memory, conversion module register, conversion rule memory, conversion module table memory, conversion control unit, module pick-up unit, circuit design conversion unit and conversion rule remake unit. Circuit connection data which hierarchically described the connection of an LSI is input to the hierarchial circuit data memory. Hierarchical structure analyzer analyzes the circuit structure to obtain a hierarchical structure data, which in turn is stored in the hierarchical structure data memory. The name of a module, to be scan designed, is initially registered in the conversion rule memory. Considering the hierarchical structure data and the conversion rule the name of a module higher in level than the module registered in the conversion rule is registered in conversion module table memory which includes a pointer for representing a modules to be scan designed next. Conversion control unit supplies, to module pick-up unit, the name of a module which is pointed by a pointer. Module pick-up unit picks up circuit connection data, relating to that module, from the hierarchical circuit data memory, and supplies it to circuit design conversion unit to convert into a scan design relating to that module.
AI classification
Ownership
KABUSHIKI KAISHA TOSHIBA, CORP. OF JAPAN
assignment · 58240761
Assignors
NAKAZAWA, MASAHISA
On an employer assignment, the assignors are typically the inventors.