Patent №
US 6,993,733
Granted
2006-01-31
Filed 2002
Owner
ATRENTA, INC.
Lab
—
AI components
2
ml · hardware
Assignment
Recorded
Dataset
AIPD
2023_r1 edition
Application
10118242
A system and method for implementation of look-ahead design methodology. Efficient debugging of a design is accomplished by evaluating the high level register transfer level (RTL) representation of a device being designed by quickly simulating the downstream implementation of that device to expose potential implementation problems that would otherwise be found much later in the design or manufacturing cycle.
AI classification
AI hardware0.75
Machine learning0.55
Natural language0.09
Knowledge representation0.03
Speech0.01
Evolutionary computation0.00
Planning0.00
Vision0.00
Ownership
ATRENTA, INC.
assignment · 132260484
Assignors
MURPHY, BERNARD
On an employer assignment, the assignors are typically the inventors.
From the same owner
System and Method for Hierarchical Power VerificationUS 10,733,342 · 2020SYSTEM AND METHOD FOR MANAGING AND COMPOSING VERIFICATION ENGINESUS 10,387,605 · 2019SYSTEM AND METHOD FOR POWER VERIFICATION USING EFFICIENT MERGING OF POWER STATE TABLESUS 10,311,192 · 2019SYSTEM AND METHOD FOR NETLIST CLOCK DOMAIN CROSSING VERIFICATIONUS 9,721,057 · 2017SYSTEM AND METHOD FOR REACTIVE INITIALIZATION BASED FORMAL VERIFICATION OF ELECTRONIC LOGIC DESIGNUS 9,721,058 · 2017SYSTEM AND METHOD FOR VIEWING AND MODIFYING CONFIGURABLE RTL MODULESUS 9,547,735 · 2017SYSTEM AND METHOD FOR REDUCING POWER OF A CIRCUIT USING CRITICAL SIGNAL ANALYSISUS 9,405,872 · 2016APPARATUS AND METHOD THEREOF FOR HYBRID TIMING EXCEPTION VERIFICATION OF AN INTEGRATED CIRCUIT DESIGNUS 9,208,272 · 2015